FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (Modified) PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 59165-298553	Not yet known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	APPLICANT: NARAIN et al.		
(Use several sheets if necessary)	Herewith 11 16/03	Not yet known	

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	PATENT NUMBER	ISSUE DATE	PATENTEE	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
V)	5,517,432	05-14-1996	Chandra et al.	364	578.1	
	5,604,895	02-18-1997	Raimi	395	500	
	5,680,332	10-21-1997	Raimi et al.	364	578	
	5,774,370	06-30-1998	Giomi	716	4	
	6,175,946	01-16-2001	Ly et al.	-716	-4	Dub.
1/5	6,182,268	01-30-2001	McElvain	716	1	

FOREIGN PATENT OR PUBLISHED FOREIGN PATENT APPLICATION

	DOCUMENT	PUBLISHED	I			TRANSLAT	ION
	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
VS	PCT/US01/14973	03-11-02	Europe				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

VS	Chang et al., "Verification of a Microprocessor Using Real World Applications," IEEE, (June 1999), pp. 181-184.
	Goldberg et al. "Combinational Verification Based on High-Level Functional Specifications," IEEE, (January 1998), pp. 1-6.
	Eijk et al., "Exploiting Functional Dependencies in Finite State Machine Verification," IEEE, (1996), pp. 9-14.
	York et al., "An Integrated Environment for HDL Verification," IEEE, (1995), pp. 9-18.
	Switzer, et al., "Functional Verification with Embedded Checkers," 3 pages.
	Switzer, et al., "Functional Verification with Embedded Checkers," 5 pages.
	"0-In Ships Industry's First White-Box Verification Tool," 0-In Design Automation, Inc.
	Chandra et al., "Architectural Verification of Processors Using Symbolic Instruction Graphs," Proceedings, IEEE International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, Massachusetts, (October 10-12, 1994).
IS	Keutzer, Kurt, "The Need for Formal Verification in Hardware Design and What Formal Verification Has Not Done for Me Lately," Proceedings of the 1991 International Workshop on the HOL Theorem Proving System and Its Applications, Davis, California, (August 28-30, 1991).

EXAMINER	DATE CONSIDERED
VUTHE SIEK	4/06/06
EVAMINED: Initial if situation considered substhess or not situation is in conformance will	th MDED 600. Down the shows he station if not in

conformance and not considered. Include copy of this form with next communication to applicant.

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

					
V	Levitt, et al., "A Scalable Formal Verification Methodology for Pipelined Microprocessors," Proceedings 1996 33 rd Design Automation Conference, Las Vegas, Nevada, (1996).				
	Moundanos, et al., "Abstraction Techniques for Validation Coverage Analysis and Test Generation," IEEE Transactions on Computers, Vol. 47, No. 1, (January 1998).				
	Jones et al., "Self-Consistency Checking," International Conference on Formal Methods in Computer-Aided Design (PMCAD), (1996).				
	Naik et al., "Modeling and Verification of a Real Life Protocol Using Symbolic Model Checking."				
	Eiriksson et al., "Integrating Formal Verification Methods with a Conventional Project Design Flow," Proceedings of the 33 rd Design Automation Conference, Las Vegas, Nevada, (1996).				
	Beer et al., "Methodology and System for Practical Formal Verification of Reactive Hardware, 6 th International Conference, CAV '94, (June 21-23, 1994).				
	Balarin, "Formal Verification of Embedded Systems Based on CFSM Networks," Proceedings of the 33 rd Design Automation Conference, Las Vegas, Nevada, (1996).				
	Ho, Chain-Min Richard, "Validation Tools for Complex Digital Designs," Department of Computer Science and the committee on Graduate Studies of Stanford University in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy, (November 1996).				
	Burch et al., "Automatic Verification of Pipelined Microprocessor Control," Conference on Computer-Aided Verification, (June 21-23, 1994).				
	Hoskote et al., "Automatic Extraction of the Control Flow Machine and Application to Evaluating Coverage of Verification Vectors," International Conference on Computer Design: VLS in Computers & Processors, (October 2-4, 1995).				
	Narain et al., "A High-Level Approach to Test Generation," (July 1993), pp. 483-492.				
	Brand et al., "Incremental Synthesis," (1994), pp. 14-18.				
	"Time Rover: The Formal Testing Company," (November 17, 1997), p. 1.				
	"Solidification: Static Functional Verification with Solidify," (1999), pp. 1-10.				
	"Solidify: Static Functional Verification for HDL Designers," (March 1999), 2 pages.				
	"New Cadence Verification Product and Methodology Services Deliver Breakthrough Productivity for SOC Verification," Downloaded from http://www.cadence.com/press_box/na/pr/1999/ 06_07_99.html on June 1999, pp. 1-3.				
	"Formalized Design," Downloaded from http://www.formalized.com/prod.html/default productspecman.html on June 1999, p. 1.				
	"Specman Elite Data Sheet," Downloaded from http://www.versity.com/html/default_productspecman.html on July 1999, pp. 1-2.				
	"0-In Methodology Overview," Downloaded from http://www.0-in.com/subpages/prodtech/index.html on July 1999, pp. 1-2.				
	"Design INSIGHT Formal Model Checker," Downloaded from http://www.chysalis.com/products/FMC_datasheet.htm on July 1999, pp. 1-4.				
71	"Design INSIGHT FDRC Formal Design Rule Check Tools," Downloaded from http://www.				
	chrysalis.com/products/FDRC_datasheet.htm on July 1999, pp. 1-3.				
	"Datasheet Affirma FormalCheck model checker," 1 page.				
EXAMINER	DATE CONSIDERED VUTHE SIEK V/06/06				
	nitial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in and not considered. Include copy of this form with next communication to applicant.				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

1/5	"Datasheet Affirma Coverage Analyzer," 1 page.				
T	"SureThing" the Designer's Workbench," 2 pages.				
	"Twister: Automatic Model Checker Formal Verification of Designs Using Predefined Rules," 2 pages.				
	"0-In Search Data Sheet," pp. 1-3.				
	"0-In CheckerWare Data Sheet," pp. 1-2.				
	"0-In Checker Data Sheet," pp. 1-3.				
	"0-In Design Automation Home Page," Downloaded from http://www.0-in.com on May 8, 2000, p. 1.				
	"0-In Methodology Overview," Downloaded from http://www.0-in.com/subpages/prodtech/index. html on May 8, 2000, 2 pages.				
	"0-In Check," Downloaded from http://www.0-in.com/subpages/prodtech/0in_check.html on May 8, 2000, 2 pages.				
	"0-In Technical Papers," Downloaded from http://www.0-in.com/subpages/prodtech/0in_related_techpprs.html on May 8, 2000, pp. 1-3.				
	"0-In Search," Downloaded from http://www.0-in.com/subpages/prodtech/0in_search.html on May 8, 2000, pp. 1-2.				
	Anderson, T., "Using VCS with White-Box Verification Techniques," SNUG, San Jose, (2000), pp. 1-9.				
7	Switzer et al., "Using Embedded Checkers to Solve Verification Challenges," pp. 1-20. Goering, Richard, "Verification Start-Up Seeks Design Intent," EE Times, (April 24, 2000), 2 pages.				
1					
15	Morrison, Gale, "Shrinking Design Times," Electronic News, (May 1, 2000), 3 pages.				
EXAMINER	DATE CONSIDERED				
	VUTHE SIEK HO6/06				

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

3

AUG 2 9 2005

Under the Paperwork Reducted AR AND POST OF Persons

PTO/SB/08b (05-03)

Approved for use through 04/30/2003. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE persons are required to respond to a collection of information unless it contains a valid OMB control number.

Complete if Known

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)
Sheet 1 of 1

Application Number	10/717,386			
Filing Date	November 18, 2003			
First Named Inventor	Prakash Narain et al.			
Art Unit	2825			
Examiner Name	Notyetknown SIEK V.			
Attorney Docket Number	59165-298553			

		NON PATENT LITERATURE DOCUMENTS				
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.				
K		SFORZA et al., "A 'Design for Verification' Methodology." March 2001. Quality Electronic Design. 2001 International Symposium. pp 50-55.				
V 5		OMNES et al., "Using SSDE for USB2.0 Conformance Co-Verification." June 2003. Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings. First ACM and IEEE International Conference. pp. 113-122.				
BHASKAR et al., "A Universal Random Test Generator for Functional Verification of Microprocessors and System-On-Chip." January 2005. VLSI Design 2005. 18 th International Conference. pp. 207-212.						
•						

Examiner Signature	VUTHE	SIEK	Date Considered	4/06/06	

citation designation number (optional). 2 See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

Standard ST. 16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.